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A 60% PAE WCDMA Handset Transmitter Amplifier
Paul A. Warr, Kevin A. Morris, Gavin T. Watkins, Tony R. Horseman,
Kaoru Takasuka, Yukihiro Ueda, Yasushi Kobayashi, and Shinji Miya
Abstract—This paper reports the design of a class-E envelope
elimination and restoration (EER) based amplifier for a wideband
code division multiple access handset application that attains 60%
power-added efficiency at peak power output. Emphasis is placed
on the envelope modulator that employs a novel split-frequency ap-
proach in order to attain an efficiency of 80% for this part of the
system. In contrast to standard EER systems, the carrier is not am-
plitude limited, but rather predistorted to maintain both linearity
and power efficiency. Performance in terms of efficiency, spectral
output, and error vector magnitude is reported.
Index Terms—Amplifier distortion, envelope elimination and
restoration (EER), mobile communications.
I. INTRODUCTION
T HE WIDEBAND code division multiple access(WCDMA) waveform contains significant amplitude
modulation: a peak-to-mean ratio of 3.5 dB means the signal is
capable of generating large levels of distortion when amplified
by an efficient, but nonlinear power amplifier (PA). Currently,
power efficiency is compromised in order to meet the near-band
spectral mask restrictions of this standard. The efficiency of a
simple high-frequency amplifier increases as the output signal
amplitude approaches the maximum current swing of the
transistor. However, as this level is approached, the transistor
will begin to distort the signal. With variable envelope signals,
some of this distortion falls in-band, reducing the overall
signal integrity, spreading the spectral energy, and in-channel,
increasing error vector magnitude (EVM). Amplifier linearity
and efficiency are, therefore, opposing goals, and it is necessary
to address the linearity of the transmitter if efficiency is to be
improved.
In a handset application, the complexity, efficiency, and
implementation size of a linearization/efficiency enhancement
scheme is of key concern. The majority of linearization schemes
have been designed for base-station applications and do not
suit the low power restrictions of a handset where feedback of
the output signal is too costly. One solution to the handset PA
efficiency/linearization requirement for the WCDMA (uplink)
standard is to combine digital predistortion [1] with envelope
elimination and restoration (EER) [2].
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TABLE I
PEAK POWER PAE OF PA MODULES FOR WCDMA HANDSETS
In a standard EER amplifier system, the complex-modulated
input signal is processed to form a phase-modulated signal at
the RF carrier frequency, and an envelope signal is used to con-
trol the supply voltage of a gain device via a variable power
supply (envelope modulator) with significant current delivery.
The power supply modulation of the transistor reconstructs the
waveform at the output. Several design issues prevail; e.g., the
efficiency of the high current envelope delivery system is crit-
ical to the system efficiency, and the time alignment of the two
signal paths is critical to the EVM performance [3].
The core PA device operating in a switching mode such as
class E or F may theoretically operate with a power-added effi-
ciency (PAE) approaching 100% and a WCDMA implementa-
tion is reported here that offers 24 dB of overall gain and peak
PAE of 60% under WCDMA modulation at 26 dBm . This
represents a significant improvement of that available from com-
mercial PA modules for the WCDMA handset application, as
summarized in Table I. A relatively low gain is observed in all
switching amplifier types due to the significant input voltage
swing required to switch the device fully on and off. A driver
amplifier (DA) is used here to overcome this low gain and its
power consumption included in the efficiency calculation of the
system.
II. HIGH-EFFICIENCY POLAR MODULATED PA ARCHITECTURE
The voltage minima in the WCDMA RF waveform are of
short time duration with steep gradients. In the EER amplifica-
tion of this signal, the envelope path is required to have a high
slew rate if these voltage minima are to be accurately repro-
duced. Incorrect reproduction will lead to a sub-optimum power
supply voltage for a given input signal power.
Unlike many polar modulators, which drive the switching am-
plifier RF input with an amplitude-limited carrier [4], the solu-
tion reported here employs a partially envelope-modulated RF
carrier at the amplifier’s input. The class E amplifier is driven by
0018-9480/$26.00 © 2009 IEEE
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Fig. 1. EER amplifier. Amplitude predistortion is applied to the carrier at the
input of the class E PA rather than a conventional amplitude-limited signal. The
high-power envelope signal is applied to the bias of the PA via feedback-con-
trolled linear op-amp and SMPS output signals.
Fig. 2. Simplified class E amplifier architecture. The maximum switching fre-
quency of the active device is high compared to the carrier frequency to ensure
efficiency. A high filter   is required for the standard design equations to be
valid.
an input signal that tracks, in part, the supply voltage leading to
an enhanced efficiency performance. Additionally, polar trans-
mitters, which drive the switching amplifier with a constant en-
velope signal, suffer from the input signal leaking through the
amplifier during the envelope nulls, causing signal phase and
gain distortion. The solution presented here is immune to this
form of distortion. There is an obvious complexity increase over
the backoff solution to PA linearity; however, this facilitates the
significant increase in efficiency observed with this solution.
The envelope signal is generated at baseband directly from
the in-phase (I) and quadrature (Q) baseband signals. This al-
lows an accurate magnitude signal to be calculated [5], as shown
in Fig. 1.
III. CLASS E SWITCHING AMPLIFIER
Practical class E amplifiers have been shown to exhibit a PAE
of 86% at 1.95 GHz [5]. This high level of efficiency can only
be achieved by a switching amplifier architecture where there is
very low power dissipation in the switching element.
The output bandpass filter of Fig. 2 is assumed to posses a
high and have zero loss. A high- filter will ensure that all
of the harmonics are reflected back into the amplifier instead
of being dissipated in the load. The ideal design equations in-
cluding a factor for the output filter of the class E amplifier
are given in [6]. A reduced filter will lead to a detuning from
the optimum component values.
Fig. 3. Prototype class E amplifier output network. The transmission line ap-
proximates the required inductance that can not be realized without parasitic
reactances at the carrier frequency.
At microwave frequencies, lumped inductors are lossy. Mi-
crowave frequency inductors should, therefore, be made from
transmission line lengths, which offer very low loss, and hence,
maintain a high .
The difficulties associated with developing a high- low-loss
output bandpass filter may be circumvented by an alternative ap-
proach that employs a low-pass reactive network [7]. The class E
amplifier will generally have low output impedance, and hence,
require a matching network to match it to the nominal 50-
system impedance. A low-pass matching network with an iden-
tical to that of a series bandpass filter will provide similar
harmonic zone impedances to the bandpass filter. If the series
inductor of Fig. 2 and that of the matching network are replaced
with a 50- transmission line, then a simple transmission line
architecture may be constructed.
A practical switching amplifier is realized using 50- trans-
mission lines for all series inductors since shunt capacitors may
be moved along their length to vary the inductor’s value. The
impedance transforming action of these transmission line in-
ductors complicates the design process since the transmission
lines are not purely inductive. They also posses shunt capaci-
tance proportional to their length. A simple L-section matching
network based on a series transmission line inductance and a
shunt capacitance may be used, as shown in Fig. 3.
During the tuning stage, with as provided by the stray
capacitance of the transistor, the matching capacitor is
varied while being moved along the 50- transmission line. The
impedance presented at the transistor’s drain may be determined
through measurement and simulation.
The ability to move the shunt capacitance along the length
of the 50- transmission line in this way allows the amplifier
to be tuned for optimal performance. Preliminary tuning is car-
ried out at the design and simulation station; but since the tran-
sistor model diverges from the idea small-signal characteristics
under large-signal characteristics, a degree of manual tuning is
required.
As the position along the transmission line and value of
are varied, the length of line used in the matching network will
vary causing to change, and hence, the . Since the op-
timum value of is dependant on the output network’s [as
shown in (1)], a substitution can be made to remove leaving
only the , shown in (2) as follows:
(1)
(2)
Authorized licensed use limited to: UNIVERSITY OF BRISTOL. Downloaded on November 20, 2009 at 07:30 from IEEE Xplore.  Restrictions apply. 
2370 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 10, OCTOBER 2009
Fig. 4. 26-dBm class E amplifier characteristics at the mean voltage of 3.4 V,
peak voltage of 5.1 V, 6-dB backoff (1.7 V), and 12-dB backoff (0.85 V).
For a designed of 26 dBm, a 3.4-V , and a 50-
system impedance, the optimum may be found graphically
to be 2.04, equivalent to an of 9.20 . At 840 MHz,
is 7.2 pF assuming a 50- transmission line is used for .
The electrical length of will, therefore, be 23.4 . The exact
values of and will be detuned by a low or moderate
value
(3)
(4)
Equations (1)–(4) are developed from [8].
is calculated to be 4.5 pF and is calcuated to be
3.89 nH. , the required drain impedance produced by
and , as . Since is to be provided by a
length of transmission line, it will not have a purely inductive
component. This requires the recalculation of the matching
network, which then becomes 21.6 for and 8.0 pF for
. is a 23.0 length of 50- transmission line.
A. Practical Results Under Continuous Wave (CW) Excitation
Using the design equations, a 840-MHz 26-dBm amplifier
was designed and tuned for maximum PAE. The amplifiers char-
acteristics are shown in Fig. 4.
Fig. 4 shows data not just for a 3.4-V supply voltage, as sup-
plied by the envelope modulator, but also for 5.1 V, the 3.5-dB
envelope peak. 1.7 and 0.85 V, which are 6- and 12-dB backoff
supply voltages, respectively. These results were achieved with
0-V gate bias to an ATF-501 transistor [9]; chosen because of
an appropriate stray drain capacitance. Through simulation and
experimentation, 0 V was found to be the optimum bias condi-
tion for class E operation. The amplifier exhibits a peak PAE of
81.6% at 25.7 dB with 12.7-dB gain. The PAE decreases
with reduced supply voltage, as expected due to the class E am-
plifier’s nonlinear gain characteristic. The transistor will always
need sufficient input signal power to switch it fully between sat-
uration and isolation, regardless of the supply voltage.
The schematic of the 26-dBm 840-MHz transmission line
amplifier is shown in Fig. 5. An output impedance of
Fig. 5. 26-dBm class E amplifier schematic. The output semidistributed filter
network is tuned for optimum PAE and gain at an output power of 26 dBm.
Transmission lines are 50  .
Fig. 6. Spectrum of WCDMA envelope magnitude. The majority of the signal
energy is within the frequency range of SMPS architectures.
is presented to the ATF-501P8 (LPCC package) tran-
sistor by the 4-pF capacitor and 45 length of transmis-
sion line. According to the calculations above, should be
8 pF. Practically, due to stray parasitic reactances, 4 pF proved
optimum for . The input matching network comprising the
5-pF capacitor and 56 transmission line proved optimum for
the configuration used with 0-V bias.
IV. SPLIT FREQUENCY ENVELOPE MODULATOR
Switch mode power supplies (SMPSs) are well known for
their efficient dc–dc conversion; however, the switching fre-
quencies are under 1 MHz. The application of WCDMA enve-
lope modulation by a SMPS means that it must be capable of
switching at a rate well above the maximum significant spectral
content of the envelope signal (circa 5 MHz, Fig. 6). Estimates
from the literature suggest in the order of 20 the modulation
bandwidth [10].
Modulating an SMPS with a WCDMA envelope signal is not
feasible using current technology. The switching losses incurred
due to the gate charge and the rise/fall times of the switching
transistors lead to a low efficiency. A quasi-resonant topology
could reduce these losses due to finite rise and fall times, but the
drive losses associated with the gate charge can only be reduced
by a half and complications arise due to the loss in the commu-
tation diode.
The frequency distribution of the magnitude of the WCDMA
envelope signal is shown in Fig. 6. The majority of the energy
is located at dc with 93% of the power occurring below 10 kHz
and 6.3% occurring above 500 kHz. This allows the SMPS to
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Fig. 7. Efficient envelope modulator circuit; a combination of an operational
amplifier and low-frequency modulated SMPS. Feedback is used to ensure that
the SMPS is supplying as much of the current at the output as possible, the
remainder (higher frequency component) being supplied by the operational am-
plifier.
efficiently amplify 93% of the energy. The remaining 7% of the
envelope energy starts to roll off above 5 MHz. It is possible to
take advantage of this by using a high-efficiency technique to
generate the low-frequency or dc component and a low-power
wide-bandwidth operational amplifier to apply only the high-
frequency information.
The key issue is to find an efficient way to combine the two
high-power envelope signals. In the solution proposed here,
the two outputs are selectively combined in parallel. A suitable
system as a starting point is introduced in [11] in which a
generalized EER system is built around an -band 10-GHz
class E amplifier.
The architecture proposed in [11] is limited since the SMPS
output does not lower the current output supplied by the linear
regulator. A more efficient architecture is introduced here in
Fig. 7. The feedback for the operational amplifier is at the output
of the system so that the low-frequency current is supplied ex-
clusively by the SMPS. This greatly lowers the current sink/
source demands of the operational amplifier, and hence, a more
efficient lower quiescent current device may be used.
The envelope modulator may be separated into two blocks:
the SMPS with its current feedback loop and the operational
amplifier with its voltage feedback loop. In addition to pro-
viding the current required so that the output voltage tracks the
input at the higher frequency range, the closed-loop operational
amplifier also compensates for any residual switching noise at
the output of the SMPS because its feedback is taken from the
output of the sub-circuit.
Signal combination is achieved by summing the currents
from the SMPS and the operational amplifier circuit blocks.
The SMPS supplies low-frequency current to the load through
. The operational amplifier acts as a current sink or
source to apply the appropriate high-frequency ac waveform
on to the SMPS’s low-frequency output. At the operational
amplifier operating frequency exhibits a high impedance,
making the SMPS path approximate an ideal current source at
high frequencies. Thus, current is summed at the output and is
driven to the load impedance of the core amplifying device.
Fig. 8. Gain and phase response of the split-frequency modulator. The variation
in gain with frequency is attributed to multiple feedback paths and is of little
significance to the system.
A. Operational Amplifier
Although the operational amplifier only has to supply 7% of
the envelope power, this is the average power over a long period.
The peak current sourced/sunk is significantly larger over short
periods of time.
When the envelope signal experiences a null, the op-amp
must sink the current supplied by the SMPS so as to pull the
voltage at their combining node down to 0 V. Thus, it must be
able to sink 161 mA. Similarly, at its peak output point, it must
source 70 mA to raise the voltage to the 5.1-V peak. Sinking
and sourcing such large currents is beyond the capabilities of
most efficient op-amps. Even if an op-amp can supply the re-
quired current, there is often a significant voltage drop due to
the high output impedance of the common emitter or common
source output stages employed in rail-to-rail devices.
Other research into WCDMA polar modulator architectures
[12] uses the OPA357 [13], which performs well, but does not
have sufficient headroom for low-power battery operation. The
AD8605 [14] is a very low power op-amp, with fairly good
output current, but only a 10-MHz bandwidth. The AD8041 [15]
is a good compromise between all performance characteristics,
and has the excellent current sinking capability of 150 mA.
B. SMPS
The envelope modulator uses an MAX1820 SMPS integrated
circuit (IC) [16], which is a 1-MHz Buck converter, to provide
the large dc (and low frequency) component of the envelope
signal around the mean output current. The MAX1820 is ca-
pable of supplying up to 600 mA for a 3.6-V input voltage and
3.4-V output voltage. Under these conditions, it is more effi-
cient at supplying a large output current than a small one: the
efficiency when supplying 22 mA is about 94%, while when
supplying 161 mA (as required in this application), it is approx-
imately 96%. This increase in efficiency is due to the quiescent
current consumption of the SMPS.
A complicating factor with the SMPS IC is that it utilizes
voltage feedback as part of the internal control loop. The output
voltage is monitored to control the duty cycle. This internal path
introduces a third feedback loop.
The gain and phase response of the complete split-frequency
modulator is shown in Fig. 8. The dip in the gain response circa
2 kHz is due to the passive filters in the loop producing a 180
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phase shift between the two signal paths. Increasing the band-
width and/or gain of the outer loop reduces this dip; however,
the phase difference between the two loops leads to low-level
oscillation on the output.
These problems may be avoided by using a single feedback
loop around the SMPS, incorporating both the stabilization and
output voltage control. This could be done by designing a dis-
crete SMPS. However, with less than 0.06% of the total power
occurring across the frequency range of concern, this poor low-
frequency behavior has little effect on the measured efficiency
and linearity results.
C. Current Feedback Loop
If the SMPS internal loop is removed, the RC low-pass net-
work in the current feedback loop will set the bandwidth of the
SMPS output.
The loop current gain is given by
(5)
where is the voltage gain of the SMPS IC (1.76 for the
MAX1820), is the 0.1- sense resistor, and is the
load resistance. and make up the current sense voltage
divider.
By providing a floating bias point for the current sense am-
plifier, it is not necessary to have a gain greater than 1.
and set up this floating bias point approximately 1.7 times
lower than the average output voltage. This allows a lower loop
gain to be used, which improves the noise immunity and sta-
bility of the system. The current sense amplifier gain was set to
k dB.
V. POLAR MODULATED PA ARCHITECTURE PERFORMANCE
A. Envelope Modulator Performance
The performance of the split-frequency modulator was mea-
sured when driven by a WCDMA envelope signal, which was
varied to alter the output power level. At maximum output, the
peak and mean output voltages are 5.1 and 3.4 V, respectively.
With 5.1- and 3.6-V supply voltages efficiency is plotted in
Fig. 9 when driving a 25- resistor that models the class E am-
plifier’s drain impedance.
The efficiency of the modulator increases as the output power
increases due to the quiescent current consumption of the SMPS
and operational amplifier, which become more significant as the
overall power is reduced.
The operational amplifier is responsible for between 16% (at
maximum output power) and 23% (at 15-dB backoff) of the total
power consumption. By contrast, the ac component of the output
power remains 6% of the total power regardless of output power.
The operational amplifier will always be the weak point of the
envelope modulator since even with ideal components, it can
never be more than 67% efficient. Practically, the linear regu-
lator is about 60% efficient.
In order to achieve optimum efficiency for a given operating
power level, it is desirable to ensure that the net dc current flow
into and out of the operational amplifier output is zero. By this
measure, the device will not be supplying any dc current to the
Fig. 9. Efficiency of the split-frequency modulator with a 25-  resistive load;
a realistic approximation to the class E PA field-effect transistor (FET) drain.
The input signal is the envelope extracted from a WCDMA signal.
Fig. 10. Transfer function of the envelope modulator at maximum output power
over a WCDMA packet. Variation of the gain profile in the frequency domain
is indicated by the multiple trace paths across the output voltage range.
load or sinking any of the SMPS dc current. The SMPS current
feedback loop ensures this by forcing any low-frequency current
through the current sense resistor to zero. Modification
of the network bias by adjustment of allows the current to
be controlled.
The voltage transfer function of the envelope modulator is
shown in Fig. 10 across a 25- resistor for maximum output
power over a WCDMA packet. The spread of voltage mapping
across a packet may be attributed to the frequency dependency
of the gain response (Fig. 8).
The transfer function of the envelope modulator is fairly
linear with a tight grouping of points in the middle third of
the voltage range. At the upper input voltage range, the output
voltage goes into compression as the linear regulator is unable
to source sufficient current. There is a separation of the points
in this region due to the linear regulator’s feedback network
being unable to correct for this compression. Similarly, at the
lower end, the output voltage appears to have an offset of
approximately 1 V due to the finite source resistance of the
linear regulator.
The linear regulator has finite output impedance due to the
common emitter output stage employed. This is especially
prevalent when sinking current to produce the nulls. Due to the
distortion introduced by the linear regulator, Fig. 10 appears to
include an offset voltage.
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Fig. 11. Envelope modulator and class E output spectrum at 840 MHz. Gain is
only 10.9 dB so a DA is required, which must also be efficient.
Fig. 12. Time-domain envelope waveforms. The accurate mapping of envelope
to carrier is compromised by the use of a low quiescent current operational am-
plifier for the sake of system efficiency.
B. PA Performance
The PA system incorporating predistortion achieves a PAE of
66.4% at 25.90 dBm . Fig. 11 shows the output spectrum
with the predistortion enabled. ACPR1 is 36 33 and ACPR2
is 47 47 dBc. Gain is 10.9 dB. Increasing improves the
adjacent channel power ratio (ACPR) suppression slightly, but
at the sacrifice of gain and PAE.
The asymmetry experienced in the measured ACPR is par-
tially due to timing misalignment between the RF and envelope
paths. The timing between these paths must be critically tuned
to ensure accurate synchronization and to minimize the ACPR.
In this system, synchronization is achieved approximately by
analog delay matching and fine tuned by clock selection in the
digital baseband section.
At 25.90 dBm , the time-domain envelope waveforms
were captured (Fig. 12) to display the degradation due to the
AD8041 op-amp. The peaks at the envelope modulator output
are clipped below the intended 5.1 V. Similarly the nulls do
not reduce fully to 0 V. The AD8041 is quoted as having a
rail-to-rail output, but this is only the case when driving high im-
pedances. At the substantial output currents necessary for repli-
cating the peaks and nulls, there will be a significant voltage
drop.
C. DA Performance
Class E amplifiers have a low gain due to their switching
nature. A gain of 10 dB is considered good since most are
lower, often less than 6 dB [17]. A switching amplifier with
Fig. 13. Linear shunt feedback DA. The output impedance of the circuit is cru-
cial for the attainment of efficiency in the subsequent PA. Transmission lines
are 50  .
Fig. l4. Cascade amplifier CW transfer response. Acceptable gain and effi-
ciency is only evident in the upper end of the input power range.
a drain efficiency of 80% and a gain of only 6 dB will result
in a PAE of only 67%. Commercial WCDMA PAs, like the
ACPM-7311 [18], typically have high gain, and only require
a in the order of 0 dBm. This is compatible with most
commercial up-converter ICs, which have a maximum
in the order of 0 dBm, e.g., the AK1529. Due to this, a DA is
required for practical application.
A linear DA was constructed for this application; it is biased
with a 3.6-V supply voltage, as used by the SMPS part of the
envelope modulator. To ensure the DA is well matched to 50
for driving the PA appropriately, shunt-series feedback is ex-
ploited [19].
A DA output return loss of 20 dB at 15.4 dBm was achieved,
with a resulting PAE of 49.1% and an ACPR1 of 35 dBc. A
schematic of the DA is shown in Fig. 13. The 2N3904 transistor
defines a low-impedance dc bias source since large input RF
signals can produce a dc potential at the ATF-54143’s gate and
upsetting its bias point. The input match of the DA can be ma-
nipulated with the trimmer capacitor that, in turn, affects the
output match.
D. DA PA Cascade Performance
The transfer response of the cascade amplifier under
CW excitation is shown in Fig. l4.
The transfer response of Fig. l4 exhibits a significant nonlin-
earity from 12 to 8 dBm . This is due to the combina-
tion of the PA’s class E response and the DA’s mildly nonlinear
response. The DA’s output impedance due to the shunt-series
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Fig. 15. Cascade amplifier   response under CW excitation.
feedback drives the PA into a mode where its drain efficiency
approaches 85%.
Fig. 15 shows the relationship between the cascade amplifier
, gain, and PA drain efficiency response for a changing
with a fixed DA . to the cascade amplifier is ma-
nipulated so that the expected is achieved for a given .
The overall gain is less at lower since a moderate level of
is still required to drive the PA into saturation. The PA’s ef-
ficiency appears to increase at low ; however, this is due to
the carrier signal leaking across the transistor.
E. Predistortion Calculation
Fig. 15 shows that the cascaded amplifier’s gain response is
nonlinear, suggesting that a fully modulated carrier cannot be
used directly since it will not drive the amplifier appropriately
at all levels of . At the same time, the gain does not di-
rectly follow the response, suggesting that a constant en-
velope carrier would also not be appropriate. The input signal
must, therefore, contain some amplitude modulation to achieve
the correct , and hence, maximize the PAE at all values
of .
Since (derived from ) of a class E amplifier is di-
rectly proportional to , given the appropriate value of ,
a class E amplifier can be said to have a linear dc power to RF
power response. If is too small, the transistor will not switch
correctly between the saturation region and nonconduction. Ide-
ally the class E amplifier should have a 50% duty cycle; if is
too large, then the duty cycle will be greater than 50%, leading
to sub-optimum operation. This will reduce PAE, and the gain
since a portion of is now wasted.
Fig. 16 shows the swept response for the cascade am-
plifier at 1.7 (6-dB backoff), 3.4, and 5.1 V (3.5-dB peak).
Each of the PAE curves peak at their corresponding : 20,
26, and 29.5 dBm. To ensure that the dc power to RF power lin-
earity is maintained, alongside a high PAE, the peak of the PAE
curves should intersect their corresponding best line.
At the intersection of the PAE curves and the best lines,
the gain is reduced from that of its peak. At 5.1 V, the gain is
10 dB down from its peak gain with a corresponding PAE of
only 41%.
The optimum of the amplifier with a of (26 dBm)
is specified as the peak PAE . Since the PAE is a factor
of the gain, the gain must also be considered when evaluating
amplifier performance. Because of the linear dc power to RF
Fig. 16. Cascade amplifier swept PAE response. The output power at which the
most efficient operation for different levels of backoff is indicated by vertical
hatched traces.
power response, the peak PAE ’s are in the appropriate
place for ’s of 1.7 and 5.1 V.
The predistortion is chosen so that an appropriate is
achieved for a given . An appropriate may also be de-
termined for a particular from Fig. 16. It can be seen, that
at 3.4 V, ( minus gain) is 1 dBm. At 1.7 and 5.1 V,
it is 3 and 3 dBm, respectively. The to relation-
ship is nonlinear. This relationship necessitates predistortion if
linear amplification and the ACPR mask is to be achieved. By
taking a number of points on the (derived from ) and
curve, a polynomial amplitude predistortion equation may
be derived. In this demonstrator, the amplifier characteristics
were measured in order to determine the predistortion charac-
teristics; in a production environment, this process may be auto-
mated at handset commissioning. The coefficients of this poly-
nomial equation may either be implemented in real time at the
baseband, or used to calculate a lookup table for offline real-time
mapping.
Although the combined polar modulator and class E ampli-
fier exhibits a nonlinear transfer characteristic, it is significantly
more linear than that of the class E amplifier in isolation. As a
result, the predistortion need only provide 5–6 dB of linearity
improvement. This modest linearity improvement demand
makes the variations in the transistor’s characteristics due to
supply voltage, input signal power, temperature, and frequency
acceptable.
F. System Performance Under WCDMA Excitation
Fig. 17 shows the output spectrum of the cascade amplifier
and envelope modulator with and without predistortion.
is 2 dBm and is 26.05 dBm, yielding 24 dB of gain.
is 60% and the PA efficiency 82.4%. Without pre-
distortion, the ACPR1 is 32.1 and 31.4 dBc, and ACPR2
is 40.6 and 40.2 dBc. The predistortion improves the
ACPR1 to 35.3 and 37.5 dBc, and the ACPR2 to 49.3 and
48.3 dBc. The WCDMA mask is also shown in Fig. 17.
There is a slight asymmetry to the spectrum caused by two
phenomena. The first is residual timing misalignment between
the envelope and RF paths after tuning resulting in the envelope
and RF carrier combining incorrectly. The second, and more
dominant, is the asymmetric clipping of the RF carrier by the
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Fig. 17. WCDMA amplifier spectrum with ACPR guides. At peak output
power the spectrum with predistortion is shown to be compliant with the
standard requirements.
Fig. 18. PA PAE, system efficiency, and gain for the cascade polar modulator
amplifier under backoff for WCDMA excitation. At peak output power of
 26 dBm, an overall efficiency of 60% is shown.
DA. This will change the duty cycle at which the class E PA
switches.
The amplifier is intended for high-efficiency peak perfor-
mance. Often, under normal conditions for a WCDMA handset,
the amplifier operates at a lower ; 10- or 20-dB backoff
is common. It is important that the amplifier maintains a high
degree of performance under backoff. By reducing the supply
voltage and sweeping of a modulated input, the optimum
performance can be determined for maximum PAE. The results
for amplifier PAE, PA-only efficiency, and gain are shown in
Fig. 18.
At backedoff levels of , the predistortion will fit the am-
plifier characteristics less accurately, as it is optimized for peak
power performance, and also the error of the envelope modu-
lator becomes more prominent. These two errors manifest them-
selves as a reduction in the ACPR ratio, as shown in Fig. 19 (the
standard limits are also shown).
Fig. 19 in combination with Fig. 18 gives an indication of
when, under backoff, the switch mode PA should be disabled
and a linear PA used instead. The ACPR2 specification is only
met over a 5-dB backoff; below this, a linear PA should
be used to maintain the ACPR specification. In Fig. 18 the PAE
at 5-dB backoff is reduced to 40%, equivalent to that of a
linear amplifier. There is no justification in operating the polar
modulator under backoff when its PAE is equivalent or less than
that of a linear amplifier.
Fig. 19. Cascade polar modulator amplifier ACPR under backoff. The solid
horizontal lines represent the standard requirements for ACPR1 and ACPR2.
The architecture is standard compliant for the upper 10 dB of the output power
range.
Fig. 20. Constellation diagram of signal generator (source) and cascade ampli-
fier (26-dBm   at 840 MHz). With correction, an amplifier system EVM of
2% is achieved. Measurements taken with support from the National Physical
Laboratory, Middlesex, U.K.
The ACPR performance of Fig. 19 may be improved with
adaptive pre-distortion to better match the amplifier’s charac-
teristics under backoff. This could also improve the PAE since
the PA will be driven in a more appropriate mode, and hence,
improve the backedoff PAE.
The WCDMA baseband I and Q signals were generated in
Agilent ADS [20], a separate envelope signal was derived, and
predistortion applied to the RF carrier. Measuring the cascade
amplifier and envelope modulator with the predistorted signal
derived from Fig. 17, the EVM is 2.0%. Fig. 20 shows the
constellation diagram of the un-predistorted signal generator
(source) and cascade amplifier with (corrected) and without
(uncompensated) predistortion. The EVM without predistortion
is 3.9%.
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VI. CONCLUSION
This paper has reported the design and performance of a
handset WCDMA transmitter amplifier that is standard com-
pliant, yet far exceeds the peak power PAE available from
conventional systems. An efficiency enhancement has resulted
from a new technique employed in the envelope modulator;
namely, splitting the information content in the frequency
domain and employing feedback to ensure that each part
is amplified by a system that is most suited to it. A further
efficiency enhancement has resulted in a digression from the
standard carrier-limiting approach of an EER system so that
the amplitude of the carrier tracks the envelope amplitude in a
relationship that keeps the class-E amplifier in its most efficient
mode while promoting a linear translation of drain voltage to
output envelope voltage.
The performance of each subsystem is reported in isolation
and the overall system is shown to be standard compliant with
a peak power PAE of 60%.
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